TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index introduction std_logic_1164 gatelevel circuits delay models flipflops adders and arithm... half-adder a... ripple-carry... BCD adder carry-select... CLA adder (8... CLA adder (1... CLA generator CLA adder block CLA adder, slow adder/subtra... 7485 comparator 7485 comparator 74181 ALU de... 74181 ALU ci... 74181+74182 ... 74182 CLA ge... Hamming-weight Hamming-weig... integer mult... square calcu... square root ... carry-save a... CSA based mu... counters LFSR and selftest memories programmable logic state-machine editor misc. demos I/O and displays DCF-77 clock relays (switch-le... CMOS circuits (sw... RTLIB logic RTLIB registers Prima processor D*CORE MicroJava Pic16 cosimulation Mips R3000 cosimu... Intel MCS4 (i4004) image processing ... [Sch04] Codeumsetzer [Sch04] Addierer [Sch04] Flipflops [Sch04] Schaltwerke [Sch04] RALU, Min... [Fer05] State-Mac... [Fer05] PIC16F84/... [Fer05] Miscellan... [Fer05] Femtojava FreeTTS | TTL-series 74181+74182 ALU+CLA demonstration
Circuit Description
This applet demonstrates a
fast 12-bit ALU
built from three 4-bit 74181 ALU chips and one 74182 carry-lookahead
generator chip.
The internal structure of the 74182 chips is shown in the next applet.
Click the input switches, or type the following bindkeys:
'f' to select the ALU function,
'c' for carry-in,
and '1','2','3','4','5','6' to control the hex-switches.
The initial value of the function selection hex switch is F=9, which selects the A+B+C_in ALU operation. The data input switches are set to the values A=0xC98, B=0x368, and C_in=0, which results in the ALU output value of S=0x0FFF. You can now click the C_in input switch to add a 1, and the ALU output becomes S=0x1000 (note the C_out). Naturally, you should play with the input switches and select your own input values. The idea here is to connect the (X,Y) carry-lookahead outputs of the 74181 ALUs to the corresponding (Xi,Yi) inputs of the 74182 carry-lookahead generator, while the output signals of the 74182 are connected to the corresponding carry inputs of the 74181 chips. Note that one 74182 is sufficient to connect to four 74181 chips, allowing a full carry-lookahead implementation of a 16-bit adder. Also, multiple 74182 chips can be cascaded in order to provide a carry-lookahead scheme for larger bit widths; for example, five 74182 (organized as a tree of four chips in the first level and one chip for the second level) can connect to sixteen 74181 chips for a 64-bit ALU. In bipolar TTL technology, the resulting 64-bit adder has a typical delay of just 60 ns, while a single 4-bit addition already takes 24 ns and the 12-bit single-level CLA addition shown in this applet requires 36 ns (data from the Texas Instruments TTL databook). | |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/20-arithmetic/50-74181/demo-74182-ALU-CLA.html |