![]() | ![]() | |||
TAMS / Java / Hades / applets: contents | previous | next | ||||
Hades Applets contents visual index ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() | Two-phase non-overlapping clock generator
Circuit Description
This NOR-flipflop based circuit implements
a non-overlapping two-phase clock signal generator
and can be used to derive a two-phase clock signal from a
single and possibly non-symmetrical clock signal.
For an explanation of the circuit and a
detailed discussion of circuit clock strategies see
N.H.E.Weste and K.Eshragian, Principles of CMOS design, 1993,
section 5.5.10.
While the upper circuit uses 'typical' gate-delays in the nanosecond range,
the bottom circuit uses slowed-down gate-delays of 0.2 seconds per gate.
This should make it easier to observe the idea behind the circuit.
A few example waveforms to illustrate the timing:
| |||
Print version | Run this demo in the Hades editor (via Java WebStart) | ||||
Usage | FAQ | About | License | Feedback | Tutorial (PDF) | Referenzkarte (PDF, in German) | ||||
Impressum | http://tams.informatik.uni-hamburg.de/applets/hades/webdemos/12-gatedelay/40-tpcg/two-phase-clock-gen.html |